


# Hierarchical event-based reconfigurable systems for cognitive neuromorphic engineering


Emre Neftci

Institute for Neural Computation, UC San Diego


March 22, 2013



# Neuromorphic Information processing systems



# Neuromorphic Information processing systems



## Computation

A “cognitive” task

e.g. Recognize gesture/speech, Play poker, 2AFC

## Algorithm

?

## Implementation

Noisy and heterogenous VLSI spiking neurons


*A middle-out approach (?, ?)*

Cognitive task




# The Soft Winner-Take-All (SWTA) Network

sWTA network




Neuromorphic implementations of sWTA



(?, ?)

Non linear behaviors




(?, ?)


Soft WTA as primitives for general-purpose computation

# Synthesizing State-Dependent Behavior in Neuromorphic VLSI


(a) High-Level Behavioral Model



(b) Abstract Computational Layer





(c) Neuronal Hardware




(Neftci E., Binas J., Rutishauser U., Chicca E., Indiveri G., Douglas R., PNAS 2013)

(?, ?, ?)

# Neuromorphic Setup Performing the Cognitive task




(Neftci E., Binas J., Rutishauser U., Chicca E., Indiveri G., Douglas R., PNAS 2013)



95% of state transitions were successful

(Neftci E., Binas J., Rutishauser U., Chicca E., Indiveri G., Douglas R., PNAS 2013)




95% of state transitions were successful

(Neftci E., Binas J., Rutishauser U., Chicca E., Indiveri G., Douglas R., PNAS 2013)

Can it learn?


Can we extend this to a probabilistic representation?

# Scalable event-based reconfigurable neuromorphic systems






## Hierarchical AER I&F Array Transceiver (HiAER IFAT)

- 0.13  $\mu\text{m}$  CMOS, 25 mm<sup>2</sup>
- 65k dual-compartment conductance-based I&F neurons
- 65M synapses conductance-based dynamical synapses
- Reconfigurable, hierarchical AER interconnectivity




# Scalable Event Routing with Hierarchical AER




- Scalable, locally dense and globally sparse interconnectivity
- Simplifies the implementation of delays, deadlock-free

# Latency Analysis




(?, ?)



(Park, Yu, Maier, Joshi, & Cauwenberghs)






# Integrate&Fire Array Transceiver (IFAT)



$$C_{m_n} \frac{dV_{i_n}}{dt} = I_{fb,i} \delta_0^n + \sum_j g_{syn(i,j)} (E_{rev}^* - V_{m_n}^*) + g_{L_{i_n}} (E_{L_{i_n}}^* - V_{m_n}^*) + g_{comp_{i_n}} (V_{m_1}^* - V_{m_0}^*) (-1)^n$$

# Probabilistic Neuron Activation



$$P(out|exc) = (1 + \exp(-V_{gs}/U_T))^{-1}$$

# Summary

## Computation

A “cognitive” task specified as a state machine (MDP)

## Algorithm

Winner-take-alls, Neural sampling

Hierarchical Communication Architecture  
(HIAER)

## Implementation

Noisy and heterogenous VLSI spiking neurons

# Summary

## Computation

A “cognitive” task specified as a state machine (MDP)

## Algorithm

Winner-take-alls, Neural sampling

Hierarchical Communication Architecture  
(HIAER)

## Implementation

Noisy and heterogenous VLSI spiking neurons

- Hierarchical architecture: locally dense globally sparse, programmable delays
- Abstract computational model constrains dynamics and # of free parameters

# Summary

## Computation

A “cognitive” task specified as a state machine (MDP)

## Algorithm

Winner-take-alls, Neural sampling

Hierarchical Communication Architecture  
(HIAER)


## Implementation

Noisy and heterogenous VLSI spiking neurons

- Hierarchical architecture: locally dense globally sparse, programmable delays
- Abstract computational model constrains dynamics and # of free parameters
- Configuration, experimentation of neuromorphic chips with the python library pyNCS

<http://inincs.github.com/pyNCS/>

**UCSD:** Gert Cauwenberghs, Srinjoy Das, Bruno Pedroni, Jongkil Park, Siddarth Joshi, Ken Kreutz-Delgado



**INI, UZH:** Jonathan Binas, Elisabetta Chicca, Ueli Rutishauser, Giacomo Indiveri, and Rodney Douglas



**Support:** EU ICT Grant “SCANDLE” (231168), Swiss National Science Foundation, “Advanced Researchers” Grant (PA00P2\_142058).

<http://inincs.github.com/pyNCS/>



# Dynamics of Multifunction Brain Networks

## Neuromorphic Engineering Winter School

January 8-10, 2014  
UCSD, La Jolla, California

Organizers: Henry Abarbanel, Gert Cauwenberghs, Emre Neftci



- Douglas, R., & Martin, K. (2007). Recurrent neuronal circuits in the neocortex. *Current Biology*, 17(13), R496–R500.
- Douglas, R. J., & Martin, K. A. (2012). Behavioral architecture of the cortical sheet. *Current Biology*, 22(24), R1033–R1038.
- Indiveri, G., Chicca, E., & Douglas, R. (2006, Jan). A VLSI array of low-power spiking neurons and bistable synapses with spike–timing dependent plasticity. *IEEE Transactions on Neural Networks*, 17(1), 211–221. Retrieved from [http://ncs.ethz.ch/pubs/pdf/Indiveri\\_etal06.pdf](http://ncs.ethz.ch/pubs/pdf/Indiveri_etal06.pdf) doi: 10.1109/TNN.2005.860850
- Joshi, S., Deiss, S., Arnold, M., Park, J., Yu, T., & Cauwenberghs, G. (2010). Scalable event routing in hierarchical neural array architecture with global synaptic connectivity. In *Cellular nanoscale networks and their applications (CNNA), 2010 12th international workshop on* (pp. 1–6).
- Rutishauser, U., & Douglas, R. (2009). State-dependent computation using coupled recurrent networks. *Neural Computation*, 21, 478–509.
- Rutishauser, U., Douglas, R., & Slotine, J. (2011). Collective stability of networks of winner-take-all circuits. *Neural Computation*, 23(3), 735–773.
- Sheik, S., Stefanini, F., Neftci, E., Chicca, E., & Indiveri, G. (2011, May). Systematic configuration and automatic tuning of neuromorphic systems. In *International symposium on circuits and systems, ISCAS 2011* (pp. 873–876).
- Yu, T., Park, J., Joshi, S., Maier, C., & Cauwenberghs, G. (2012). Biophysical



neural spiking, bursting, and excitability dynamics in reconfigurable analog VLSI. *Biomedical Circuits and Systems, IEEE Transactions on.* (in press)