

# Philippe Coussy

Last name: COUSSY First name: Philippe Date of birth: 04 Sept. 1974 Married, 1 child	Full Professor Université de Bretagne-Sud Lab-STICC, UMR CNRS 6285 Email : <a href="mailto:philippe.coussy@univ-ubs.fr">philippe.coussy@univ-ubs.fr</a>
---	--

<b>Education</b>	<p><b>Habilitation to Lead Researches HDR (Sept. 2011)</b>  <b>(Information and Communication Science and Technology)</b>          Université de Bretagne-Sud – UBS / Lab-STICC (CNRS)          Lorient, France          Dissertation : “Architectural Synthesis for signal and image processing applications”</p> <p><b>Ph.D. in Electrical and Computer Engineering with honors (Dec. 2003)</b>          Université de Bretagne-Sud UBS / LESTER          Lorient, France,          Dissertation: "Interface and communication synthesis for IP core"          Advisor: Pr. Eric Martin</p> <p><b>M.Sc. in Computer Science (Sept. 1999)</b>          Université Pierre et Marie Curie / Paris 6          Paris, France,          Dissertation: "Software/Hardware co-design for a multiprocessor-based MPEG2 codec"          Advisor: Dr. J.L Danger, L. Naviner (ENST Paris/COMElec)          Certificate in VLSI and system design</p> <p><b>M.A. in Computer Science (June 1998)</b>          Université Pierre et Marie Curie / Paris 6          Paris, France,          Dissertation: "Specification &amp; design of a PI-BUS controller for embedded systems"          Advisor: Pr. A. Greiner, Dr. F. Petrot (UPMC/LIP6)          Certificate in VLSI and system design</p>
<b>Current and Previous Academic Positions</b>	<p><b>Full Professor</b>          Université de Bretagne Sud,          Science and Technique Department          Lab-STICC UMR6285, CNRS</p> <p><b>Associate Professor - HDR</b>          Université de Bretagne Sud, Science and Technique Department          Lab-STICC UMR3192, CNRS</p> <p><b>Assistant Professor (Sept. 2003 – Sept. 2004)</b>          Université de Bretagne-Sud UBS Lorient          LESTER Lab.</p> <p><b>Ph.D. Student &amp; Teaching Assistant (Sept. 2000 – Sept. 2003)</b>          Université de Bretagne-Sud UBS Lorient,</p>
<b>Research interests</b>	Computer Aided Design: High-Level Synthesis, Virtual prototyping, HW-SW co-design, Design space exploration, Hardware Architectures: Embedded Systems, Low-Power Design, MPSoC design, Parallel Interleaver Architecture Design, Neuromorphic and bio-inspired hardware architectures
<b>Teaching interests</b>	<p><b>Graduate:</b> High-Level Synthesis, System-On-Chip Design, Computer-Aided Design</p> <p><b>Undergraduate:</b> Operating systems, Computer Architecture, Programming, Microcontroller</p>
<b>Awards and Honors</b>	<p><b>PES</b> (Prime Excellence Scientifique- AAAA) Award (2012 – 2016)</p> <p><b>PEDR</b> (Prime d'Encadrement et de Recherche) Award, (2008 – 2012)</p> <p><b>PRIRE</b> (Programme de Recherche Régional et Européen) Grant, (2005)</p> <p><b>Outstanding Thesis Award</b>, Université de Bretagne-Sud (2003)</p> <p><b>MESR</b> (Ministère de l'Enseignement Supérieur et de la Recherche) Fellowship, (2000 – 2003)</p>

<p><b>University Services</b></p>	<p><b>Member of the Advisory Board</b> of the Engineering Department of the Université de Bretagne-Sud (2012 – 2016) - Elected  <b>Director</b> of the Bachelor degree in Electrical and Computer Engineering (2004 – 2012)  <b>Member of the Scientific Advisory Board</b> of the Université de Bretagne-Sud (2009 – 2012) - Elected  <b>Member of the Advisory Board</b> of the Lab-STICC (2009 – present) - Elected  <b>Member of the Advisory Board</b> of the Doctoral School (2001 – 2003) - Elected</p>
<p><b>Professional Activities, Membership, and Services</b></p>	<p><b>Editorship</b>  <b>Co-editor</b> of the book “Advanced hardware design for error correcting codes” (Springer), 2014  <b>Associated Editor</b> of the IEEE Signal Processing Letters since April 2013  <b>Guest editor</b> for a special issue of Journal of Electrical and Computer Engineering on “ESL Design Methodology”, 2012  <b>Guest editor</b> for a special issue of IEEE Design and Test of Computer on “High-Level Synthesis”, 2009  <b>Co-editor</b> of the book “High-Level Synthesis: From Algorithm to Digital Circuit” (Springer) 2008</p> <p><b>Professional Society Membership and Leadership</b>  <b>Member of the technical committee</b> of the IEEE Signal Processing Society, <i>Design and Implementation of Signal Processing Systems (DISPS)</i> (2011–today)  <b>Member of the Technical Program Committee of the</b> French Agence Nationale de la Recherche ANR, 2012-2014  <b>Member of the Advisory Board</b> of the National Research Group on SoC-SIP (since Oct. 2011)  <b>Topic Chair of « Embedded Software and Hardware architectures »</b> of the National Research Group on SoC-SIP (since Dec. 2011)  <b>Member of the European Network of Excellence HiPEAC</b> (since Dec. 2009)  <b>IEEE member</b> (since Sept. 2004)  <b>ACM member</b> (since Sept. 2010)  <b>OSCI Member</b>, Synthesis Working Group (SWG) (Key Contributor 2009, Affiliate member 2010)  <b>Member of the CNRS Research Group</b> on Information, Signal, Images and ViSion GdR-ISIS (Since Sept. 2005)  <b>Member of the CNRS Research Group</b> on System-on-Chip &amp; System-In-Package GdR SoC-SIP (Since 2005)  <b>EURASIP member</b> European Association for Signal Processing (2006-2008)  <b>ECSI member</b> (2006-2009)</p> <p><b>Service to Professional Conferences</b>  <i>Various chair positions</i>  General chair: ESLsyn 2012, Neucomp 2015  Program chair: Neucomp 2015-2013, HLS4HPC2013, ESLsyn 2011  Track chair: IEEE DATE 2010-2013 (chair/co-chair track HLS), IEEE GLS-VLSI 2014  Session chair: IEEE DATE 2010 to 2013, IEEE ICASSP 2011, IEEE ISCAS 2010 and 2005, IEEE GLSVLSI 2007  Tutorial chair: IEEE DAC 2010, IEEE DAC 2009  Workshop chair: Neucomp 2013, HLS4HPC2013, IEEE ASP-DAC 2009, IEEE DATE 2008, IEEE DAC 2008, FDL 2006</p> <p><b>Technical Program Committee member</b>  <b>International:</b> IEEE DATE 2010-2015, IEEE SIES 2014-2015, IEEE ASAP 2011, 2014-2015, IEEE GLSVLSI 2007-2015, Neucomp 2013-2015, ESLsyn 2011-2012, IEEE FPL 2013-2015, IEEE ISCAS 2005-2013, 2015, IEEE SIPS 2011-2015, ERDIAP 2011  <b>National:</b> ComPAS 2014, SYMPA 2011-2012, Doctoriales 2002</p> <p><b>Technical Review Committee member</b>  <b>International:</b> IEEE DAC 2005, 2012-2013, 2015, IEEE DATE 2010-2015, IEEE ICASSP 2011-2014, IEEE ASAP 2011-2015, IEEE FPL 2013-2015, IEEE SIPS 2011-2015, IEEE ICECS 2010, IEEE ISCAS 2005-2013, 2015, IEEE GLSVLSI 2007-2015, Reconfig 2011  <b>National:</b> ComPAS 2014, GRETSI 2011, 2013 SYMPA 2011, MajecSTIC 2006-2007, JFAAA 2002</p>

	<p><b><u>Journal Review</u></b>  IEEE Design and Test of Computers, IEEE Transactions on Computer Aided-Design of Integrated Circuits and Systems (TCAD), IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), IEEE Transactions on Signal Processing (TSP), ACM Transactions on Design Automation of Electronic System (TODAES), ACM Transactions on Embedded Computing System (TECS), Integration, the VLSI Journal - Elsevier Science, Journal of Embedded Computing (JEC), International Journal of Circuits, Systems, and Computers (JCSC), Journal on Embedded Systems, EURASIP (JES), Embedded Hardware Design (Microprocessors and Microsystems MICPRO) – Elsevier, Microelectronics Journal – Elsevier</p> <p><b><u>Tutorial/Workshop organizer (at)</u></b>  HiPEAC 2013, IEEE DATE 2013, IEEE CODES-ISSS 2010, IEEE DAC 2010-2009, IEEE ASP-DAC 2009, IEEE DAC 2008, IEEE DATE 2008, FDL 2006</p> <p><b><u>Proposal Review</u></b>  <b>External proposal reviewer</b>, Natural Sciences and Engineering, Research Council of Canada, 2011, 2012, 2014, 2015  <b>External proposal reviewer</b>, Israel Science Foundation, 2013  <b>External proposal reviewer</b>, Foundation for Science and Technology Portugal 2012  <b>External proposal reviewer</b>, French Agence Nationale de la Recherche ANR, Topic « Ingénierie Numérique &amp; Sécurité » - INS 2011-2013  <b>External proposal reviewer</b>, French Agence Nationale de la Recherche ANR, 2014</p> <p><b><u>Contributor to the following public documents</u></b>  “ESL Virtual System Design Modelling”, chapter V.2, European Electronic Design Automation Roadmap 2009, Medea+/Catrene, www.catrene.org  “Esw and ESL to RTL design”, chapter V.3, European Electronic Design Automation Roadmap 2009, Medea+/Catrene, www.catrene.org</p>
<p><b>EDA Software Releases</b></p>	<p><b>GAUT</b>  Open Source high-level synthesis tool  Automatic generation of an RTL architecture from a C/C++ specification  <a href="http://lab-sticc.fr/www-gaut">http://lab-sticc.fr/www-gaut</a>  More than 100-150 downloads/year since 2007 from more than 60 countries.</p> <p><b>DsxPlore</b>  Exploration and Rapid Prototyping of DSP Applications  SystemC behavioral simulation &amp; High-Level Synthesis</p> <p><b>STAR</b>  Generation of space time adapters  Automatic synthesis of parallel interleaver architectures  IP-core integration</p>
<p><b>Student Advising</b></p>	<p><b><u>Current Ph.D. Students</u></b>  <b>Robin Danilo</b>  Bio-inspired vision system based on binary sparse neural networks  <b>Huges Wouafo</b>  Neuromorphic hardware architectures and sparse neural coding  <b>Satyajit Das</b>  Architecture and programming model support for reconfigurable accelerators in shared-memory many-cores  <b><u>Ph.D. Graduates</u></b>  <b>Thomas Peyret</b>  High-Level Synthesis for designing fault tolerant architectures on FPGA,  <b>Mohamed Ben Hamouda</b>  High level synthesis for circuit generation that supports software like debugging  <b>Saeed Ur Remhan</b>  Toward Flexible Hardware Architectures for Parallel Turbo-like Decoders.  <b>Paolo Burgio</b>  Use of shared memory in the context of embedded multi-core processor: exploration of the technology and its limits  <b>Aroua Briki</b>  Architectural Synthesis for designing complex memory unit</p>

	<p><b>Awais Sani,</b> Algorithm / Architecture Matching for the design of complex memory pattern-access for Digital Signal Processing applications</p> <p><b>Ghizlane Lebreton-Lhairech,</b> High-Level Synthesis for low-power design on FPGA</p> <p><b>Kods Trabelsi,</b> Optimization methods for the hardware design of digital systems</p> <p><b>Caaliph Andriamisaina,</b> High-Level Synthesis of multimode Architecture for DSP applications</p> <p><b>Cyrille Chavet,</b> High-Level Synthesis of Space and Time Communication Adapter</p> <p><b>Farhat Thabet</b> Behavioral Modeling for the Simulation and the High-Level Synthesis of Algorithmic IP Core</p> <p><b><u>M.Sc. Graduates</u></b></p> <p><b>Baptiste Goupille-Lescar</b> Design and programming of reconfigurable accelerators in shared-memory many-cores</p> <p><b>Sureshababu Ramesh</b> Study and analysis of application mapping methods on CGRAs</p> <p><b>Robin Danilo</b> Architecture and Programming Model Support for Efficient Heterogeneous Computing on Tightly-Coupled Shared-Memory Clusters</p> <p><b>Nicolas Charpentier</b> Neuromorphic hardware architectures and sparse neural coding</p> <p><b>Hugues Wouafo</b> HLS tool based on LLVM front-end</p> <p><b>Michelle Furtado Pinheiro Do Carmo</b> Virtual prototyping of an MP3 codec with the SocLib platform</p> <p><b>Vianney Lapotre</b> Branch prediction for high-level synthesis</p> <p><b>Aroua briki</b> Hierarchical High-Level Synthesis: A Case study of a Reed Solomon Encoder-Decoder</p> <p><b>Hicham Lalaoui Hassani</b> Impact study of the HLS design steps and RTL coding styles on the design optimization</p> <p><b>Mickael Adam</b> Design Space Exploration for MPSoC</p> <p><b>Moahamed Aabidi</b> Design with HLS : A case study of a Maximum A Posteriori for Turbo decoder</p> <p><b>Ghizlane LeBreton,</b> Bit-Width Aware High-Level Synthesis</p> <p><b>Youcef Mekla</b> High-Level Synthesis for Low-Power Design</p> <p><b>Sebastien Tregarot</b> Fast Prototyping of a MIMO application using the SocLib simulation platform</p> <p><b>Jean-Baptiste Le Goff,</b> Communication refinement for the simulation and the synthesis of algorithmic IP-core</p> <p><b><u>Post-doc researchers</u></b></p> <p><b>Awais Sani</b> Auto-configurable Hardware Architectures for Parallel Turbo-like Decoders</p> <p><b>Jorgiano Vidal</b> HLS tool front-end</p> <p><b>Caaliph Andriamisaina</b> Automatic generation of simulation model using HLS</p> <p><b><u>Engineers</u></b></p> <p><b>Mickael Lanoe</b> GAUT3 : High-Level Synthesis tool</p> <p><b>LinFeng Ye</b> Parallel interleaver generator</p>
<b>Research Projects</b>	<p><b>SPICA</b>                    2015-2019, FUI Project, STMicroelectronics, Dolphin, TIMA, Lab-STICC</p> <p><b>SENSE</b>                    2013-2016, Brittany county, <i>Lab-STICC (UBS, Telecom Bretagne), IRISA</i></p> <p><b>Astrium ST-2</b>            2013, Private contract, <i>Lab-STICC, Astrium</i> Space Transportation</p>

	<p><b>MPPA</b> 2013, Private contract, <i>Lab-STICC</i>, Kalray</p> <p><b>GIGADEC</b> 2011-2013, Brittany county, Lab-STICC (UBS, Telecom Bretagne), Turbo-concept</p> <p><b>Astrium ST</b> 2011/2012, Private contract, <i>Lab-STICC</i>, <i>Astrium</i> Space Transportation</p> <p><b>Projet P</b> 2011-2013, FUI project, <i>Aboard Engineering</i>, <i>AGC Solutions</i>, <i>AdaCore</i>, <i>Airbus</i>, <i>Altair</i>, <i>ASTRIUM</i>, <i>ATOS Origin</i>, <i>Continental</i>, <i>Ecole des Ponts ParisTech</i>, <i>INRIA/Aoste-Espresso-Metalau</i>, <i>IRIT/INPT/ENSEEIH</i>, <i>Lab-STICC</i>, <i>ONERA</i>, <i>Rockwell Collins</i>, <i>Sagem Défense Sécurité</i>, <i>Scilab</i>, <i>ST Informatique Services</i>, <i>Thales Alenia Space</i>, <i>Thales Avionics</i></p> <p><b>SoCKET</b> 2008 – 2011, FUI project, <i>Airbus</i>, <i>Astrium</i>, <i>CNES</i>, <i>STMicroelectronics</i>, <i>Thales R&amp;T</i>, <i>Schneider Electric Industries</i>, <i>PSI-S</i>, <i>CEA-LETI</i>, <i>Magilem Design Services</i>, <i>INPG-TIMA</i>, <i>UPS-IRIT</i>, <i>UBS-LabSTICC</i></p> <p><b>SocLib</b> 2006-2009, ANR/RNTL platform, <i>STMicroelectronics</i>, <i>Thales Communications</i>, <i>Thomson Silicon Components</i>, <i>Prosilog</i>, <i>TurboConcept</i>, <i>Silicomp</i>, <i>UPMC/LIP6</i>, <i>ENST</i>, <i>UPMC/LISIF</i>, <i>CEA LIST</i>, <i>INRIA Futurs</i>, <i>IRISA</i>, <i>LESTER/Lab-STICC</i>, <i>IETR INSA</i>, <i>TIMA</i>, <i>CEA LIST</i>, <i>CITI</i></p> <p><b>FLASH</b> 2006-2007, ARC INRIA, <i>IRISA</i>, <i>LIFL</i>, <i>LESTER</i>, <i>INSERM U694</i></p> <p><b>Onagre</b> 2005-2008, CRE France Telecom, <i>France Telecom</i>, <i>LESTER/Lab-STICC</i></p> <p><b>ANTELOP</b> 2005, PRIRE, <i>Lab-STICC</i></p> <p><b>SystemC'Mantic</b> 2003-2005, RNTL project, <i>Thales communications</i>, <i>TIMA</i>, <i>CEA LIST</i>, <i>TIMA</i>, <i>LESTER</i></p> <p><b>ALIPTA</b> 2002-2004, RNRT project, <i>Valiosys</i>, <i>Thales</i>, <i>Sacet</i>, <i>Turbo-Concept</i>, <i>ENST Bretagne</i></p>
<b>Patents</b>	<p>« Architecture de réseau de neurone, procédé d'obtention et programmes correspondants », FR1261155 / R21609WO, December 2012</p> <p>« Système de traitement de données avec cache active », FR1256715, June 2012</p> <p>« Dispositif auto-configurable d'entrelacement / déentrelacement de trames de données », FR1251688. February. 2012</p> <p>“Self-configurable device for interleaving/de-interleaving data frames” WO2013124449 A1, August 2013</p> <p>“Apparatus for data interleaving algorithm”, CNRS – STMicroelectronics U.S. Patent application 20090031094, January 29, 2009.</p> <p>« Procédé et dispositif d'entrelacement de données », CNRS – STMicroelectronics, Brevet Français n° 0754793 10, 30 April 2007.</p>
<b>Technology transfer</b>	<p>GAUT: High-Level Synthesis /System synthesis on FPGA: On-going creation of a start up with SATT Grand Ouest support</p> <p>GRAAL: Architecture for on line memory mapping and conflict free parallel interleaver design</p>
<b>Publications</b>	<p><u><i>Journal papers</i></u></p> <p>P. Coussy; C. Chavet, H. Nono Wouafo, L. Conde-Canencia “<b>Fully-Binary Neural Network Model and Optimized Hardware Architectures for Associative Memories</b>”, <i>ACM Transactions on Journal of Emerging Technologies, Special issue on Neuromorphic and Brain-Inspired Computing Systems</i> (under review, major revisions)</p> <p>A. Sani, P. Coussy, C. Chavet, “<b>A First Step Toward On-Chip Memory Mapping for Parallel Turbo and LDPC Decoders: A Polynomial Time Mapping Algorithm</b>”, <i>IEEE Transactions on Signal Processing</i>. Vol. 61, Number 16, pp. 4127-4140, August 2013</p> <p>V. Lapôtre, P. Coussy, C. Chavet: “<b>Introduction de la prédiction de branchement dans la synthèse de haut niveau</b>”. <i>Technique et Science Informatiques</i>, Vol. 32, Issue 2, pp. 281-301 2013</p> <p>C. Andriamisaina, P. Coussy, E. Casseau, C. Chavet, “<b>High-Level Synthesis for Designing Multi-mode Architectures</b>”, <i>IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (ICAD)</i>, Vol. 29, Issue 11, pp. 1736-1749, November 2010.</p> <p>P. Coussy, A. Takach, “<b>Raising the Abstraction Level of Hardware Design</b>”, <i>Special issue on High-Level Synthesis, IEEE Design and Test of Computers</i>, Vol. 26, Issue 4, July/August, 2009.</p> <p>P. Coussy, G. Gajski, A. Takach, M. Meredith, “<b>An Introduction to High-Level Synthesis</b>”, <i>Special issue on High-Level Synthesis, IEEE Design and Test of Computers</i>, Vol. 26, Issue 4, July/August, 2009.</p> <p>F. Thabet, P. Coussy, D. Heller, E. Martin, “<b>Exploration and Rapid Prototyping of DSP</b>”</p>

**Applications using SystemC Behavioral Simulation and High-Level Synthesis”,** *Journal of Signal Processing Systems, Springer*, Issue 56, 2-3, September 2009.

P. Coussy, G. Le Breton, D. Heller, **“Multiple Word-Length High-Level Synthesis”,** *EURASIP Journal on Embedded Systems*, July, 2008.

P. Coussy, E. Casseau, P. Bomel, A. Baganne, E. Martin, **“Constrained algorithmic IP design for system-on-chip”,** *Integration, the VLSI Journal, Elsevier Science*, Vol. 40, Issue 2, February 2007.

P. Coussy, E. Casseau, P. Bomel, A. Baganne, E. Martin, **“A Formal Method for Hardware IP Design and Integration under I/O and Timing Constraints”,** *ACM Transactions on Embedded Computing Systems*, Vol 5, No. 1, pp. 29-53, 2006.

#### Book chapters

P. Coussy, C. Chavet, **“Hardware Design of Parallel Interleaver Architectures: A Survey”,** to appear in *“Advanced hardware design for error correcting codes”, Springer, Berlin, Germany*, 2014.

P. Coussy, C. Chavet, P. Bomel, D. Heller, E. Senn, E. Martin, **“GAUT: A High-Level Synthesis Tool for DSP applications”,** *“High-Level Synthesis: From Algorithm to Digital Circuits”, Springer, Berlin, Germany*, 2008.

K. Trabelsi, M. Sevaux, P. Coussy, A. Rossi, K. Sørensen, **“Advanced Metaheuristics for High-Level Synthesis”,** *In Metaheuristics. Springer*, 2010.

#### International Conferences

S. Rehman, C. Chavet, P. Coussy, A. Sani, **“In-place memory mapping approach for optimized parallel hardware interleaver architectures”,** *IEEE International Conference on Design, Automation and Test in Europe (DATE) 2015*

H. Nono Wouafo, C. Chavet and P. Coussy, **“Improving Storage of Patterns in Recurrent Neural Networks: Clones Based Model and Architecture”,** *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2015.

R. Danilo, V. Gripon, L. Conde-Canencia, P. Coussy, **“Algorithm and Implementation of an Associative Memory for Oriented Edge Detection Using Improved Clustered Neural Networks”,** *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2015.

R. Danilo, V. Gripon, L. Conde-Canencia, P. Coussy, W. Gross, **“Restricted Clustered Neural Network for Storing Real Data”,** *ACM Great Lakes Symposium on VLSI on VLSI (GLSVLSI) 2015*.

T. Peyret, G. Corre, M. Thevenin, K. Martin, P. Coussy, **“Efficient application mapping on CGRAs based on backward simultaneous scheduling/binding and dynamic graph transformations”,** *IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)*, 2014

P. Burgio, R. Danilo, A. Marongiu, P. Coussy, L. Benini, **“A HLS-Based Toolflow to Design Next-Generation Heterogeneous Many-Core Platforms with Shared Memory”,** *EUC 2014*: 130-137

P. Burgio, R. Danilo, A. Marongiu, P. Coussy, L. Benini, **“A tightly-coupled Hardware Controller to improve scalability and programmability of shared-memory heterogeneous clusters”,** *IEEE International Conference on Design, Automation and Test in Europe (DATE) 2014*

S. Reehman, C. Chavet, P. Coussy, **“A memory mapping approach based on network customization to design conflict-free parallel hardware architectures”,** *ACM Great Lakes Symposium on VLSI 2014*: 193-198

T. Peyret, G. Corre, M. Thevenin, K. Martin, P. Coussy, **“An automated design approach to map applications on CGRAs”,** *ACM Great Lakes Symposium on VLSI 2014*: 229-230

M. Ben Hammouda, P. Coussy, L. Lagadec, **“A design approach to automatically generate on-chip monitors during high-level synthesis of hardware accelerator”,** *ACM Great Lakes Symposium on VLSI 2014*: 273-278

S. Rehman, A. Sani, C. Chavet, P. Coussy, **“Embedding polynomial time memory mapping and routing algorithms on-chip to design configurable decoder architectures”,** *IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, 2014

M. Ben Hammouda, P. Coussy, L. Lagadec, **“A design approach to automatically**

	<p>synthesize ANSI-C assertions during High-Level Synthesis of hardware accelerators”, <i>IEEE International Symposium on Circuits and Systems (ISCAS)</i>, 2014</p> <p>A. Briki, C. Chavet, P. Coussy, “<b>A Conflict-Free Memory Mapping Approach to Design Parallel Hardware Interleaver Architectures with Optimized Network and Controller</b>”, <i>IEEE Workshop on Signal Processing Systems (SIPS)</i> 2013.</p> <p>V. Lapotre, P. Coussy, C. Chavet, H. Wouafo and R. Danilo, “<b>Dynamic Branch Prediction For High-Level Synthesis</b>”, <i>IEEE International Conference on Field Programmable Logic and Applications (FPL)</i> 2013</p> <p>S. Ur Rehman, A. Sani, P. Coussy, C. Chavet, “<b>On-Chip Implementation Of Memory Mapping Algorithm To Support Flexible Decoder Architecture</b>”, <i>IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)</i>, 2013</p> <p>P. Burgio, A. Marongiu, R. Danilo, P. Coussy, L. Benini, “<b>Architecture and Programming Model Support for Efficient Heterogeneous Computing on Tightly-Coupled Shared-Memory Clusters</b>”, <i>IEEE International Conference on Design and Architectures for Signal and Image Processing (DASIP)</i>, 2013</p> <p>A. Briki, C. Chavet, P. Coussy “<b>A Memory Mapping Approach for Network and Controller Optimization in Parallel Interleaver Architectures</b>”, <i>ACM Great Lakes Symposium on VLSI on VLSI (GLSVLSI)</i> 2013.</p> <p>P. Burgio, M. Andrea, L. Benini, C. Chavet, P. Coussy, D. Heller, “<b>OpenMP-based Synergistic Parallelization and HW Acceleration for On-Chip Shared-Memory Clusters</b>”. <i>15th Euromicro Conference on Digital System Design: Architectures, Methods &amp; Tools (DSD)</i>, 2012.</p> <p>A. Briki, C. Chavet, P. Coussy, E. Martin, “<b>A Design Approach Dedicated to Network-Based and Conflict-Free Parallel Interleavers</b>”, <i>ACM Great Lakes Symposium on VLSI on VLSI (GLSVLSI)</i> 2012.</p> <p>O. Sanchez, S. Reehman, S. Awais, C. Chavet, P. Coussy, M. Jezequel, C. Jegu, “<b>Dedicated approach to explore design space for hardware architecture of turbo decoders</b>”. <i>IEEE Workshop on Signal Processing Systems (SIPS)</i> 2012.</p> <p>A. Sani, P. Coussy, C. Chavet, E. Martin, “<b>A Methodology based on Transportation Problem Modeling for Designing Parallel Interleaver Architectures</b>”, <i>IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)</i>, 2011.</p> <p>A. Sani, P. Coussy, C. Chavet, E. Martin, “<b>An Approach Based on Edge Coloring of Tripartite Graph for Designing Parallel LDPC Interleaver Architecture</b>”, <i>IEEE International Symposium on Circuits and Systems (ISCAS)</i>, 2011.</p> <p>A. Sani, P. Coussy, C. Chavet, E. Martin, “<b>Design of Parallel LDPC Interleaver Architecture: A Bipartite Edge Coloring Approach</b>”, <i>IEEE International Conference on Electronics, Circuits, and Systems (ICECS)</i>, 2010.</p> <p>G. Lhairech-Lebreton, P. Coussy, D. Heller, E. Martin, “<b>Bitwidth-Aware High-Level Synthesis for Designing Low-Power DSP Applications</b>”, <i>IEEE International Conference on Electronics, Circuits, and Systems (ICECS)</i>, 2010.</p> <p>V. Lefftz, J. Bertrand, H. Cassé, C. Clienti, P. Coussy, L. Maillat-Contoz, P. Mercier, P. Moreau, L. Pierre, E. Vaumorin, “<b>A Design Flow for Critical Embedded Systems</b>”, <i>IEEE Symposium on Industrial Embedded Systems (SIES)</i>, 2010.</p> <p>G. Lhairech-Lebreton, P. Coussy, E. Martin, “<b>Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA</b>”, <i>IEEE International Conference on Field Programmable Logic and Applications (FPL)</i>, 2010.</p> <p>C. Chavet, P. Coussy, P. Urard, E. Martin, “<b>Static Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures</b>”, <i>IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)</i>, 2010.</p> <p>C. Chavet, P. Coussy, “<b>A Memory Mapping Approach for Parallel Interleaver Design with Multiples Read and Write Accesses</b>”, <i>IEEE International Symposium on Circuits and Systems (ISCAS)</i>, 2010.</p> <p>P. Coussy, A. Rossi, M. Sevaux, K. Sørensen, and K. Trabelsi, “<b>VNS for High Level Synthesis</b>”, <i>In Proceedings of 8th Metaheuristics International Conference, MIC 2009</i>, July 2009.</p> <p>C. Chavet, C. Andriamisaina, P. Coussy, E. Casseau, E. Juin, P. Urard, E. Martin, “<b>A Design Flow Dedicated to Multi-mode Architectures for DSP Applications</b>”, <i>IEEE International Conference on Computer Aided Design, (ICCAD)</i> 2007.</p> <p>C. Chavet, P. Coussy, P. Urard, E. Martin, “<b>Application of a design space exploration</b></p>
--	--

**tool to enhance interleaver generation”, *European Signal Processing Conference (EUSIPCO)* 2007.**

F. Thabet, P. Coussy, D. Heller, E. Martin, **“Behavioral Description Model BDM for Design Space Exploration: a Case Study of His Algorithm for MC-CDMA System”, *European Signal Processing Conference (EUSIPCO)* 2007.**

C. Chavet, P. Coussy, P. Urard, E. Martin, **“A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver”, *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2007.**

C. Andriamisaina, P. Coussy, E. Casseau, **“Synthesis of Multimode digital signal processing systems”, *NASA/ESA Conference on Adaptive Hardware and Systems (AHS)*, 2007.**

C. Chavet, P. Coussy, P. Urard, E. Martin, **“A Design Methodology for Space-Time Adapter”, *ACM Great Lakes Symposium on VLSI on VLSI (GLSVLSI)*, 2007.**

F. Thabet, P. Coussy, D. Heller, E. Martin, **“Design Space Exploration of DSP Applications Based on Behavioral Description Models”, *IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS)*, 2006.**

L. Kriaa, S. Adriano, E. Vaumorin, R. Nouacer, F. Blanc, S. Pajaniardja, P. Coussy, E. Martin, D. Heller, F. Thabet et al , **“SystemC'mantic : A high level Modeling and Co-design Framework For Reconfigurable Real Time Systems”, *Forum on Design Languages (FDL)*, 2005.**

P. Coussy, G. Corre, P. Bomel, E. Senn, E. Martin, **“A More Efficient and Flexible DSP Design Flow from MATLAB-SIMULINK”, *IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP)*, 2005.**

P. Coussy, G. Corre, P. Bomel, E. Senn, E. Martin, **“High-level synthesis under I/O Timing and Memory constraints”, *IEEE International Symposium on Circuits And Systems (ISCAS)*, 2005.**

P. Coussy, D. Gnaëdig, A. Nafkha, A. Baganne, E. Boutillon, E. Martin, **“A Methodoly for IP integration in DSP Soc: a case study of a MAP algorithm for turbo decoder”, *IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, 2004.**

F. Abbes, E. Casseau, M. Abid, P. Coussy, J.-B. Legoff, **“IP integration methodology for SoC design”, *International Conference on Microelectronics (ICM)*, 2004.**

F. Thabet, J.-B. Legoff, P. Coussy, E. Martin, **“A Methodoly for Timing and Structural Communication Refinement in DSP Systems”, *International Conference on Microelectronics (ICM)*, 2004.**

P. Coussy, A. Baganne, E. Martin, **“Communication and Timing Constraints Analysis for IP Design and Integration”, *IFIP WG 10.5 Very Large Scale Integration of System-on-Chip Conference (VLSI-SOC)*, 2003.**

P. Coussy, A. Baganne, E. Martin, **“Virtual Component IP Re-use in Telecommunication Systems Design: A Case Study of MPEG-2 / JPEG2000 Encoder”, *IEEE International Conference on Electronics, Circuits, and Systems (ICECS)*, 2002.**

P. Coussy, A. Baganne, E. Martin, **“IP Cores Integration in DSP System-On-Chip Designs”, *European Signal Processing Conference (EUSIPCO)*, 2002.**

P. Coussy, A. Baganne, E. Martin, **“Platform-Based Design For Digital Signal Processing Systems: A Case Study of MPEG-2 / JPEG2000 Encoder”, *IEEE International Conference on Communication Circuits and Systems (ICCCAS)*, 2002.**

P. Coussy, A. Baganne, E. Martin, **“A Design Methodology for IP Integration”, *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2002.**

P. Coussy, A. Baganne, E. Martin, **“A Design Methodology for Integrating IP into SOC Systems”, *IEEE International Custom Integrated Circuits Conference (CICC)*, 2002.**

G. Savaton, P. Coussy, E. Casseau, E. Martin, **“A Methodology for Behavioral Virtual Component Specification Targeting SoC Design with High-Level Synthesis Tools”, *In Proc. of the Forum on Design Languages (FDL)*, 2001.**

S. Pillement, O. Sentieys, D. Chillet, E. Casseau, P. Coussy, E. Martin, G. Savaton, S. Roux, **“Design and synthesis of behavioral level virtual components”, *IFIP WG 10.5 Very Large Scale Integration of System-on-Chip Conference (VLSI-SOC)*, 2001.**

#### **International Conferences (invited)**

P. Coussy **“High-Level Synthesis, Architecture and Programming Model Support for Efficient Heterogeneous Computing on Tightly-Coupled Shared-Memory Clusters”,**



*International Workshop on "Electronic System-Level Design towards Heterogeneous Computing", IEEE Design Automation and Test in Europe DATE, March 2014*

P. Coussy, panellist in **"Applying High-Level Synthesis (HLS) in an SoC Flow"**, *EE Times Virtual Event: System-on-Chip 2011*, May 12<sup>th</sup>, 2011.

P. Coussy **"An Introduction to High-Level Synthesis"**, *Embedded tutorial "An Introduction to the SystemC Synthesis Subset Standard"*, IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), Scottsdale, USA, October 2010.

P. Coussy, **"High-Level Synthesis of dedicated of dedicated coprocessors"**, *Tutorial on ESL Design and Virtual Prototyping of MPSoCs*, IEEE Design Automation Conference DAC Anaheim, USA, June 13<sup>th</sup>, 2009.

P. Coussy, **"Multi-Mode Architecture Design with High-Level Synthesis"**, *Workshop on High-level synthesis*, IEEE Design Automation and Test in Europe DATE, March 2008.

P. Coussy, **"GAUT: A High-Level Synthesis Tool"**, *Workshop on High-level synthesis, ECSE Institute & UBS Workshop*, September 18<sup>th</sup>, 2006.

#### **French speaking Conferences**

A. Briki, C. Chavet, P. Coussy, E. Martin, **"Placement de données en mémoire sans conflit pour l'optimisation du réseau d'interconnexion et du contrôleur des entrelaceurs parallèles"**, *Colloque sur le Traitement du Signal et de l'Image (GRETSI)*, Septembre 2013.

G. Lhairech-Lebreton, P. Coussy, E. Martin, **"Synthèse d'Architecture Multi-horloges pour la Conception Faible Consommation sur FPGA"**, *Colloque sur le Traitement du Signal et de l'Image (GRETSI)*, Septembre 2011.

V. Lapotre, P. Coussy, C. Chavet, **"Prédiction de Branchement dans la Synthèse de Haut Niveau"**, *14<sup>ème</sup> SYMPosium en Architecture (SYMPA)*, 10-13 Mai 2011.

K. Trabelsi, P. Coussy, A. Rossi, M. Sevaux, **"Ordonnancement et Assignment en Synthèse de Haut Niveau"**, *9<sup>ème</sup> congrès de la Société Française de Recherche Opérationnelle et d'Aide à la Décision (ROADEF)* Février, 2008.

J. Laurent, P. Coussy, **"Impact du type d'architecture sur la consommation d'une application"**, *Journées Faible Tension Faible consommation (FTFC)*, 21-23 mai, 2007.

F. Thabet, P. Coussy, E. Martin, **"Approche Automatique pour le Raffinement des Communications"**, *Journées Francophones sur l'Adéquation Algorithme/Architecture (JFAAA)*, 2005.

P. Coussy, G. Corre, P. Bomel, E. Senn, E. Martin, **"Synthèse Comportementale Sous Contraintes de Communication et de Placement Mémoire pour les composants du TDSI"**, *Colloque sur le Traitement du Signal et de l'Image (GRETSI)*, 2005.

C. Chavet, P. Coussy, P. Urard, E. Martin, **"Méthodologie de modélisation et d'implémentation d'adaptateurs spatio-temporels"**, *MAifestation des Jeunes Chercheurs STIC (MajecSTIC)*, 2005.

P. Coussy, A. Baganne, E. Martin, E. Casseau, **"Intégration Optimisée de Composants Virtuels orientés TDSI par la Synthèse d'Architecture"**, *Colloque sur le Traitement du Signal et de l'Image (GRETSI)*, 2004.

P. Coussy, A. Baganne, E. Martin, **"Réutilisation de Composant Virtuel dans les Systèmes de Télécommunication: Une Etude de Cas MPEG-2 / JPEG2000"**, *Journées Francophones sur l'Adéquation Algorithme Architecture (JFAAA)*, 2002.

P. Coussy, A. Baganne, E. Martin, **"Analyse Fonctionnelle des Moyens de communication Proposés dans les Systèmes sur Silicium"**, *Journées Francophones sur l'Adéquation Algorithme/Architecture (JFAAA)*, 2002.

#### **International Roadmaps**

**"Simulation and Design Automation Tools"**, Section 5.4.3, Roadmap High Performance and Embedded Architecture and Compilation (HiPEAC), 2011, [www.hipeac.net](http://www.hipeac.net) (à paraître)

**"ESL Virtual System Design Modelling"**, chapter V.2, European Electronic Design Automation Roadmap 2009, Medea+/Catrene, [www.catrene.org](http://www.catrene.org)

**"Esw and ESL to RTL design"**, chapter V.3, European Electronic Design Automation Roadmap 2009, Medea+/Catrene, [www.catrene.org](http://www.catrene.org)