Lab-STICC Embedding polynomial time Memory Mapping and routing Algorithms on-chip to design configurable Decoder Architectures



Saeed Ur -REHMAN, Awais SANI, Cyrille CHAVET, Philippe COUSSY Lab-STICC, Université de Bretagne Sud, CNRS UMR 6285. {FirstName.LastName@univ-ubs.fr}



Parallel decoder architectures are composed of *P* processing elements PE_x and *P* memory banks RAM_y that process and store *L* data.



Time (t_y cycles)

Memory accesses are represented as a matrix. Lines represent the set of data used by each PE. Columns represent processing time instances.

Related Works				
	Any Standard	Architecture complexity	Algorithm complexity	
Gnaedig et al.	NO	Low	High	
Tarable <i>et al</i> .	YES	High	High	
Wehn <i>et al</i> .	YES	High	Medium	
Muller <i>et al</i> .	YES	High	Medium	
Briki <i>et al</i> .	YES	High	Medium	

The problem is to find a memory mapping avoiding memory access conflicts

Proposed Design Flow

In order to be able to deal with more and more complex and multi-standard architectures, with an affordable cost, our goal is to build a configurable interleaver architecture.



Sani et al.	YES	High	LOW
Our approach	YES	Low / Medium	Low



The idea is to replace interleavers by an embedded conflict free mapping and routing algorithm.

Significant reduction in time and memory cost can be obtained by embedding polynomial time memory mapping algorithm on-chip compared to state of the art approaches.

Test cases

Different experiments have been performed using different embedded processors (PowerPC and NIOS-II) to measure the runtime performances:PowerPC is a hard processor embedded in Xilinx Virtex-5 ML507NIOS-II is an embedded soft core in Altera FPGAs.

Test case: HSPA interleaver used in 3GPP-WCDMA

Analysis of rune time performances for several block length and parallelism, and comparison for architectural costs compared to our on-chip memory mapping approach.



Results

Normalized Run time Values (Block 256, Parallelism 32)

Normalized Run time Values (Block 5120, several Parallelism)

Area Comparison for on-chip and off-chip mapping

[T]: Tarable et al, IEEE Trans.Inf.Theory 2004

[C]: Chavet et al, ICASSP 2010

Conclusion

We proposed to embed polynomial time memory mapping approach and routing algorithm on-chip to solve memory conflict problem in parallel hardware decoders based on Benes network. Experiments shown that the proposed approach allows to greatly improve timing performances and to reduce memory footprint. Future work is to further improve the execution time by using ASIP or hardware accelerators to target real time flexible decoder architectures.

« We can't solve problems by using the same kind of thinking we used when we created them » - Albert Einstein