





A Fast and Stand-alone HLS Methodology for Hardware Accelerator Generation Under Resource Constraints

Adrien Prost-Boucle, Olivier Muller, Frédéric Rousseau

TIMA Laboratory – CNRS/Grenoble-INP/UJF 46 Avenue Félix Viallet, 38000 Grenoble, France

HiPEAC 2013 / HLS4HPC

January 23, 2013, Berlin

Organization of the presentation

- 1 Context
 - Design of digital circuits and HLS
 - Limits of current HLS flows
- 2 The proposed HLS methodology
 - Design space exploration
 - Structure of the HLS tool
- **3 Implementation and results**
 - Modification of the UGH tool
 - Experiments
- 4 Conclusion



- Advantages of FPGA solutions (vs CPU/GPU):
 - High performance
 - Low consumption
 - Massive and fine-grain parallelism
 - High optimization level
- Used in a broad range of application fields
- But difficult to program.

1 - Context

Our context

HPC with hardware accelerators:

- Several accelerated modules
- Frequent evolution
- Users have low FPGA expertise

Hardware target :

- CPU + FPGA
- Several reconfigurable regions

Needed design flow for accelerators:

- Fast
- DSE: find an efficient solution
- Respect given resource constraints
- Automated (compilation-like)





1 - Context

Current HLS flow... and needed HLS flow



HiPEAC 2013 / HLS4HPC



Context: Automatic & fast DSE for HLS

- Exploration with genetic algorithms
- Altera: OpenCL-based flow
- Design-Trotter (ref. 8 in abstract)
 - Limited scalability (ROM-based FSM, exhaustive BB implem)
 - Other works, using GAUT: DSE from latency constraint

- 1 Context
 - Current HLS flows and their limits
 - Related works

- Design space exploration
- Structure of the HLS tool
- **3 Implementation and results**
 - Modification of the UGH tool
 - Experiments
- 4 Conclusion

2 - The proposed HLS methodology Design Space Exploration

Exploration priorities:

- 1) Respect contraints
- 2) Find an efficient solution

Exploration algorithm:

- Start: small circuit
- Then, iterative transformations



2 - The proposed HLS methodology Respecting constraints

Exploration priorities:

- 1) Respect contraints
- 2) Find an efficient solution

Exploration algorithm:

- Start: small circuit
- Then, iterative transformations

Convergence:

- Greedy progression
- Guaranteed convergence



Structure of current HLS tools



Proposed HLS tool structure



Analysis of freedom degrees



Weighting (estimations):

- Resource cost
- Circuit acceleration

Estimators:

- Forecast of the consequences of a freedom degree
- Dedicated to a transformation type

2 - The proposed HLS methodology Choice of the most appropriate freedom degrees



Final choice : the freedom degree with best "quality".

For DSE rapidity: select extra freedom degrees (within 10% of remaining resources)

HiPEAC 2013 / HLS4HPC

2 - The proposed HLS methodology Respect contraints: re-evaluation of the solution



Objectives of the re-evaluation:

- Verify accuracy of estimations (area)
- Update the internal representation

Provide precise evaluations:

- Generate structural RTL (low optimization)
- Use operator library characterizations
- Take all entities into account (MUX, FSM, etc)

- 1 Context
 - Design of digital circuits and HLS
 - Limits of current HLS flows
- 2 The proposed HLS methodology
 - Design space exploration
 - Structure of the HLS tool

- Modification of the UGH tool
- Experiments
- 4 Conclusion

Host HLS tools

Choosing the host HLS tool

- Availability of the source code
- Precise operator library
- Allocation-first strategy
- Complexity level: accessible

The UGH tool

- UGH = User Guided High-level synthesis
- Open-source, academic tool
- Developped at LIP6 (Paris) & TIMA (Grenoble)
- Simple internal generation flow

Modification de UGH

Main modifications

- Operator library: Calibration fo technologies Xilinx Virtex-5
- Extend internal representation: hierarchy
- Replaced scheduler, mapper and retiming
- Added exploration core

Source code

- UGH: ~450k lines of C/C++
- Added ~36k lines of C code, much removed...
- AUGH: ~150k lines of C code

Transformation types

- Adding operators
- Loop unrolling
- Condition wiring

HiPEAC 2013 / HLS4HPC

Condition wiring





3 - Implementation and results Synthesis of the 2D IDCT 8x8

Structure of the algorithm IDCT 2D (Loeffler implem.)



Results



HiPEAC 2013 / HLS4HPC

January 23, 2013, Berlin

3 - Implementation and results Respect of resource constraints (older results)



- 1 Context
 - Design of digital circuits and HLS
 - Limits of current HLS flows
- 2 The proposed HLS methodology
 - Design space exploration
 - Structure of the HLS tool
- **3 Implementation and results**
 - Modification of the UGH tool
 - Experiments

4 - Conclusion



Conclusion

We have proposed a new HLS methodology:

- DSE is autonomous
- DSE is fast
- Resource constraints are respected
- Flow close to compilation

Design for FPGA more accessible to non-experts.



Further works being done:

- Additional transformation types
- Multi-port memories
- Scheduler improvements
- Calibrations for other technologies

Important contribution to the open-source community