

# NB-LPDC Check node Architecture

**Emmanuel Boutillon**, Hassan Harb, Cédric  
Marchand, Ali Al Ghouwayel\*, Laura Conde-Canencia

Lab-STICC Laboratory, Université de Bretagne Sud, Lorient, France

\* Lebanese International University (LIU), Beirut, Lebanon



# Outline

What is a NB-LDPC?

What are there advantages over binary codes?

Check Node processing (Extended Min Sum)

Pre-sorting of input vector

Conclusion



# Outline

What is a NB-LDPC?

What are there advantages over binary codes?

Check Node processing (Extended Min Sum)

Pre-sorting of input vector

Conclusion



# What is a NB-LDPC?

Is it a LDPC... except that parity check equations are done on a Galois Field  $GF(q)$  of cardinality  $q > 2$ .

Let us remind what is a Galois Field.

Let  $P[X]$  be a irreducible polynomial of degree  $\log_2(q)$ .

The set of polynomial  $GF(q) = GF(2)[X]$  modulo  $P[X]$  has a Galois Field structure, i.e.:

addition:  $(GF(q), +)$

multiplication  $(GF(q), \times)$

...and all associated nice properties

# Operation in GF(4)

Example of addition:  $\alpha^1 + \alpha^0 = (0, 1) + (1, 0) = (1, 1) = \alpha^2$

+	0	$\alpha^0$	$\alpha^1$	$\alpha^2$
0	0	$\alpha^0$	$\alpha^1$	$\alpha^2$
$\alpha^0$	$\alpha^0$	0	$\alpha^2$	$\alpha^1$
$\alpha^1$	$\alpha^1$	$\alpha^2$	0	$\alpha^0$
$\alpha^2$	$\alpha^2$	$\alpha^1$	$\alpha^0$	0

$(GF(4), +)$  is a group.

Multiplication:  $\alpha^i \times \alpha^j = \alpha^{i+j \bmod 3}$

x	0	$\alpha^0$	$\alpha^1$	$\alpha^2$
0	0	0	0	0
$\alpha^0$	0	$\alpha^0$	$\alpha^1$	$\alpha^2$
$\alpha^1$	0	$\alpha^1$	$\alpha^2$	$\alpha^0$
$\alpha^2$	0	$\alpha^2$	$\alpha^0$	$\alpha^1$

$(GF(4)^*, \times)$  is a group.



# NB-LDPC

LDPC : Defined by a parity check matrix  $H$  where element are on  $GF(2)$  (either 0 or 1).

NB-LDPC : Defined by a parity check matrix  $H$  where coefficients  $h_{i,j}$  are on  $GF(q)$  (either 0 or  $\alpha^i$ ).

Exemple on  $GF(4)$ : 
$$H = \begin{pmatrix} \alpha^0 & \alpha^2 & 0 & \alpha^2 & 0 & \alpha^1 \\ 0 & \alpha^1 & \alpha^2 & 0 & \alpha^0 & \alpha^1 \\ \alpha^2 & 0 & \alpha^0 & \alpha^1 & \alpha^0 & 0 \end{pmatrix}$$


$\mathbf{c}$  a vector of 6  $GF(4)$  symbols (i.e. 12 bits) belongs to the code iff  $H \cdot \mathbf{c} = 0$

# NB-LDPC

Exemple on GF(4):

$$H = \begin{pmatrix} \alpha^0 & \alpha^2 & 0 & \alpha^2 & 0 & \alpha^1 \\ 0 & \alpha^1 & \alpha^2 & 0 & \alpha^0 & \alpha^1 \\ \alpha^2 & 0 & \alpha^0 & \alpha^1 & \alpha^0 & 0 \end{pmatrix}$$

$$\begin{cases} \alpha^0 c_0 + \alpha^2 c_1 + \alpha^2 c_3 + \alpha^1 c_5 = 0 \\ \alpha^1 c_1 + \alpha^2 c_2 + \alpha^0 c_4 + \alpha^1 c_5 = 0 \\ \alpha^2 c_0 + \alpha^0 c_2 + \alpha^1 c_3 + \alpha^0 c_4 = 0 \end{cases}$$





# NB-LDPC

A NB-LDPC of size  $(n, m)$  in  $GF(q)$  correspond to a binary code of size  $(n \times \log_2(q), m \times \log_2(q))$

Good decoding performance for  $d_v = 2$  (variable degree)

=> girth is high (higher than the binary counterpart)

=> Believe Propagation is close to the MAP decoding algorithm

High spectral efficiency:

Coded modulation outperform BICM modulation (information theory argument).

Not a free lunch: high decoding complexity



# Outline

What is a NB-LDPC?


What are there advantages over binary codes?

Check Node processing (Extended Min Sum)

Pre-sorting of input vector

Conclusion

# Very good performance for small code length.



Comparison between rate 1/2

Turbo-Code proposed for 5G [1]


and

QC-NB-LDPC over GF(64) [2]

[1] [http://www.3gpp.org/ftp/tsg\\_ran/WG1\\_RL1/TSGR1\\_87/Docs/R1-1612938.zip](http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_87/Docs/R1-1612938.zip)

[2] UBS's construction.

# LLR computation for BPSK



$$LLR(s = \alpha^i) = \sum_{j=0}^{m-1} ((\alpha^i(j)) \oplus HD(b_j)) \times |LLR(b_j)|$$

Example:

$LLR(b_1) = -2$  ;  $LLR(b_0) = 4$   $\Rightarrow$  Hard Decision :  $(1,0) \Rightarrow \alpha^1$

$LLR(s=0) = 2$

$LLR(s=\alpha^0) = 2 + 4 = 6$

$LLR(s=\alpha^1) = 0$

$LLR(s=\alpha^2) = 4$



$0 = (0,0)$

$\alpha^0 = (0,1)$

$\alpha^1 = (1,0)$

$\alpha^2 = (1,1)$


# LLR computation for $q=2^m$ QAM using Bit-Interleaved Coded Modulation (BICM)




$$LLR(b_j) \approx \frac{2}{\sigma^2} \left( \text{Min}_{x_0^j} (d(x_0^j, y)^2) - \text{Min}_{x_1^j} (d(x_1^j, y)^2) \right)$$

$$LLR(s = \alpha^i) = \sum_{j=0}^{m-1} ((\alpha^i(j)) \oplus HD(b_j)) \times |LLR(b_j)|$$

# LLR computation for $q=2^m$ QAM using Coded Modulation




$\bar{\alpha}$  = closest QAM point of  $y$




$$\text{LLR}(\alpha) = 2/\sigma^2(d(y, \alpha)^2 - d(y, \bar{\alpha})^2)$$

$$\text{LLR}(\alpha) \geq 0 \text{ and } \text{LLR}(\bar{\alpha}) = 0$$


# Mutual information in AWGN Channel



# Signal Space Diversity in Rayleigh Channel




# Signal Space Diversity in Rayleigh Channel



# Mutual Information as a function of $\alpha$ for 16-QAM modulation




CM and BICM Mutual information= $f(\alpha)$ , SNR = 10 dB, 16-QAM



- CM presents for all rotation angles higher MI than BICM scheme.


- Rotation always provides gain for CM unlike for BICM.

CM and BICM Mutual information= $f(\alpha)$ , SNR = 15 dB, 16-QAM



- For Rayleigh channel with erasure SSD technique provide more significant gain

# Mutual Information as a function of $\alpha$ for 256-QAM modulation




CM with SSD outperforms the BICM with SSD scheme for:

- All SNRs.
- Rates.
- Rayleigh Channel with and without erasures.

Gain is more important for Rayleigh channel with erasure.

# Mutual Information in MIMO Channel

Higher capacity of NB coded modulation vs. BICM in MIMO channels





# Outline

What is a NB-LDPC?

What are they advantages over binary codes?

Check Node processing (Extended Min Sum)

Pre-sorting of input vector

Conclusion



# Main NB-LDPC Decoding algorithms


- Several “message based” decoding algorithms
  - ◇ Exchange of symbols: stochastic, symbol-flipping.
  - ◇ Believe Propagation and its suboptimal versions
    - ◇ FFT domain ( $q \log q$ )
    - ◇ Min-Max [1]
    - ◇ Trellis-based EMS [2]
    - ◇ Extended Min-Sum (EMS) [3] (can approach BP algorithm)
- Principle of EMS: exchanged messages keep only the first  $n_m$  LLR and their associated symbols ( $n_m \ll q$ )

[1] V. Savin, “Min-max decoding for non binary LDPC codes,” in Proc. IEEE Int. Symp. Information Theory, ISIT’2008. Toronto, Canada, July 2008.

[2] D. Declercq and M. Fossorier, “Decoding algorithms for nonbinary LDPC codes over  $GF(q)$ ,” IEEE Trans. Comm., vol. 55, no. 4, pp. 633– 643, April 2007

[3] E. Li, D. Declercq, K. Gunnam, “Trellis-Based Extended Min-Sum Algorithm for Non-Binary LDPC Codes and its Hardware Structure”, IEEE Trans. on Communications 61(7):2600-2611 · July 2013

# Example



a) Elementary Check Node

+	0	$\alpha^0$	$\alpha^1$	$\alpha^2$
0	0	$\alpha^0$	$\alpha^1$	$\alpha^2$
$\alpha^0$	$\alpha^0$	0	$\alpha^2$	$\alpha^1$
$\alpha^1$	$\alpha^1$	$\alpha^2$	0	$\alpha^0$
$\alpha^2$	$\alpha^2$	$\alpha^1$	$\alpha^0$	0

b) GF(4) addition table

U\V	18	7	9	0
3	21;0	10; $\alpha^0$	12; $\alpha^1$	3; $\alpha^2$
0	18; $\alpha^0$	7;0	9; $\alpha^2$	0; $\alpha^1$
12	30; $\alpha^1$	19; $\alpha^2$	21;0	12; $\alpha^0$
6	24; $\alpha^2$	13; $\alpha^1$	15; $\alpha^0$	6;0

c) (U+V) table

$$LLR_V(\alpha^k) \approx \underset{\alpha^i, \alpha^j \in GF(q)^2 / \alpha^i + \alpha^j = \alpha^k}{MIN} LLR_{U_1}(\alpha^i) + LLR_{U_2}(\alpha^j)$$

# Example

$U_1 \backslash U_2$	18	7	9	0
3	21;0	10; $\alpha^0$	12; $\alpha^1$	3; $\alpha^2$
0	18; $\alpha^0$	7;0	9; $\alpha^2$	0; $\alpha^1$
12	30; $\alpha^1$	19; $\alpha^2$	21;0	12; $\alpha^0$
6	24; $\alpha^2$	13; $\alpha^1$	15; $\alpha^0$	6;0

$U_1 \backslash U_2$	18	7	9	0
3	21;0	10; $\alpha^0$	12; $\alpha^1$	3; $\alpha^2$
0	18; $\alpha^0$	7;0	9; $\alpha^2$	0; $\alpha^1$
12	30; $\alpha^1$	19; $\alpha^2$	21;0	12; $\alpha^0$
6	24; $\alpha^2$	13; $\alpha^1$	15; $\alpha^0$	6;0

a)  $LLR_V(0) = \min\{21, 7, 21, 6\} = 6$ . b)  $LLR_V(\alpha^0) = \min\{10, 18, 12, 15\} = 10$ .

$U_1 \backslash U_2$	18	7	9	0
3	21;0	10; $\alpha^0$	12; $\alpha^1$	3; $\alpha^2$
0	18; $\alpha^0$	7;0	9; $\alpha^2$	0; $\alpha^1$
12	30; $\alpha^1$	19; $\alpha^2$	21;0	12; $\alpha^0$
6	24; $\alpha^2$	13; $\alpha^1$	15; $\alpha^0$	6;0

$U_1 \backslash U_2$	18	7	9	0
3	21;0	10; $\alpha^0$	12; $\alpha^1$	3; $\alpha^2$
0	18; $\alpha^0$	7;0	9; $\alpha^2$	0; $\alpha^1$
12	30; $\alpha^1$	19; $\alpha^2$	21;0	12; $\alpha^0$
6	24; $\alpha^2$	13; $\alpha^1$	15; $\alpha^0$	6;0

c)  $LLR_V(\alpha^1) = \min\{12, 0, 30, 13\} = 0$ . d)  $LLR_V(\alpha^2) = \min\{3, 9, 19, 23\} = 3$ .

$$LLR_V(\alpha^k) \approx \underset{\alpha^i, \alpha^j \in GF(q)^2 / \alpha^i + \alpha^j = \alpha^k}{MIN} LLR_{U_1}(\alpha^i) + LLR_{U_2}(\alpha^j)$$



# Extended Min-Sum algorithm on a toy example

ECN Processing: 
$$LLR_E(\alpha^k) \approx \underset{\alpha^i, \alpha^j \in GF(q)^2 / \alpha^i + \alpha^j = \alpha^k}{MIN} LLR_U(\alpha^i) + LLR_V(\alpha^j)$$

Example :  $(0; \alpha^0; \alpha^1; \alpha^2)$  is the GF implicit order.

$LLR(U_1) = (3; 0; 12; 6)$  keep best  $n_m = 2 \Rightarrow ((0, \alpha^0), (3, 0))$

$LLR(U_2) = (18; 7; 9; 0)$  keep best  $n_m = 2 \Rightarrow ((0, \alpha^2), (7, \alpha^0))$


	18;0	7; $\alpha^0$	9; $\alpha^1$	0; $\alpha^2$
3;0	21;0	10; $\alpha^0$	12; $\alpha^1$	3; $\alpha^2$
0; $\alpha^0$	18; $\alpha^0$	7;0	9; $\alpha^2$	0; $\alpha^1$
12; $\alpha^1$	30; $\alpha^1$	19; $\alpha^2$	21;0	12; $\alpha^0$
6; $\alpha^2$	24; $\alpha^2$	13; $\alpha^1$	15; $\alpha^0$	6;0



	0, $\alpha^2$	7, $\alpha^0$
0, $\alpha^0$	0; $\alpha^1$	7;0
3, 0	3; $\alpha^2$	10; $\alpha^0$

Extract the  $n_m$  smallest values among the  $n_m^2$  values

Complexity:  $2q^2 \Rightarrow 4 \times n_m$  additions (Bubble algorithm)



# Extended Min-Sum (EMS) Check Node (CN) processing


CN equation  $U_1 \oplus U_2 \oplus U_3 \oplus U_4 = 0$   
 $d_c = 4$

$$V_1 = U_2 \oplus U_3 \oplus U_4$$

$$V_2 = U_1 \oplus U_3 \oplus U_4$$

$$V_3 = U_1 \oplus U_2 \oplus U_4$$

$$V_4 = U_1 \oplus U_2 \oplus U_3$$



NB parity-check equation with  $d_c$  messages of  $n_m$  couples each

$$v_i^+(x) = \min \left\{ \sum_{i'=1, i' \neq i}^{d_c} U_{i'}^+[j_{i'}] \mid \bigoplus_{i'=1, i' \neq i}^{d_c} U_{i'}^\oplus[j_{i'}] = x \right\}, j_{i'} \in \{0, 1, \dots, n_m - 1\}$$

Sort  $v_i^+(x)$ ,  $x \in \text{GF}(q)$ , to generate output message  $V_i$  that contains the  $n_m$  couples  $(v_i^+(x), v_i^\oplus(x))$  with the smallest  $v_i^+(x)$  values.



# Extended Min-Sum (EMS)


## Check Node (CN) processing, $d_c = 3$

- Rather simple computation.

$U_1, n_m=4$

$n_m=4$

+	0	3	5	9
0	0	3	5	9
2	2	5	7	11
4	4	7	9	14
11	11	14	16	20



0	2	3	4
---	---	---	---


Output  $V_2$  of the  $n_m = 4$  smallest values.

# Geometrical interpretation

- Rather simple computation.

$n_m=4$

		$n_m=4$			
	+	0	3	6	9
$n_m=4$	0	0	3	6	9
	2	2	5	8	11
	4	4	7	10	14
	11	11	14	17	20




# Geometrical interpretation for $d_c = 3$ .

- Rather simple computation.

$n_m = 4$

+	0	3	6	9
0	0	3	6	9
2	2	5	8	11
4	4	7	10	14
11	11	14	17	20

$n_m = 4$




# Geometrical interpretation for $d_c = 3$ .

- Rather simple computation.

$n_m = 4$

		$n_m = 4$			
	←				→
	+	0	3	6	9
$n_m = 4$	0	0	3	6	9
	2	2	5	8	11
	4	4	7	10	14
	11	11	14	17	20




# Geometrical interpretation for $d_c = 3$ .

- Rather simple computation.

$n_m = 4$

+	0	3	6	9
0	0	3	6	9
2	2	5	8	11
4	4	7	10	14
11	11	14	17	20

$n_m = 4$




# Geometrical interpretation for $d_c = 3$ .

- Rather simple computation.



$n_m = 4$

+	0	3	6	9
0	0	3	6	9
2	2	5	8	11
4	4	7	10	14
11	11	14	17	20

$n_m = 4$



# Geometrical interpretation for $d_c = 3$ .



Generate  $V_4$  by scanning the  $d_c - 1 = 3$  dimension space with plane  $x + y + z = Cte$ .

(same process for  $V_1, V_2, V_3$ ).

Direct approach: complexity of  $d_c \times (n_m)^{d_c - 1}$





# State of the art solutions

Forward-Backward: divide and conquer method.

Syndrome based: global method



# Forward-Backward (FB) implementation of EMS CN decoder



$$v_i^+(x) = \min \left\{ \sum_{i'=1, i' \neq i}^{d_c} U_{i'}^+[j_{i'}] \mid \bigoplus_{i'=1, i' \neq i}^{d_c} U_{i'}^\oplus[j_{i'}] = x \right\}$$

➡ Reducing complexity at the ECN level to reduce the overall CN complexity

# Forward-Backward (FB) implementation of EMS CN decoder



$$v_i^+(x) = \min \left\{ \sum_{i'=1, i' \neq i}^{d_c} U_{i'}^+[j_{i'}] \mid \bigoplus_{i'=1, i' \neq i}^{d_c} U_{i'}^\oplus[j_{i'}] = x \right\}$$

➡ Reducing complexity at the ECN level to reduce the overall CN complexity

# Hardware simplification of ECN

$n_m = 8$

←—————→

	+	0	3	5	9	10	13	15	19
0	0	3	5	9	10	13	15	19	
2	0	5	7	11	12	15	17	21	
4	4	7	9	14	14	17	19	23	
11	20	14	16	20	10	24	26	30	
20	20	23	25	29	10	17	15	19	
22	22	25	27	13	12	15	17	21	
24	24	27	29	14	14	17	19	23	
31	31	34	36	40	41	44	46	50	

↑—————↓

$n_m = 8$

Restrict the research of candidate along the axis.


Working load: extract  $n_m$  smallest values among  $(3n_m - 4)$  ( $n_m^2$  initially).

=> Small performance degradation

⇒ Significant hardware saving

[1] Y. S. Park et al., "A fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating," IEEE Journal of Solid-State Circuits, Feb 2015.

[2] E. Boutillon et al. Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm IEEE Transactions on Circuits and Systems I, 2013



# Syndrome based: direct research in the space of dimension $d_c$

Idea: Among the  $T = (n_m)^{d_c}$  configurations,

1) Select a subset  $\Delta \subset T$  of vector  $\delta$  of dimension  $d_c$

2) For each  $\delta$ , compute syndrom  $S(\delta) = (S(\delta)^+, S(\delta)^\oplus)$

$$S(\delta)^+ = \sum_{i=1}^{d_c} U_i[\delta(i)]^+ \quad S(\delta)^\oplus = \bigoplus_{i=1}^{d_c} U_i[\delta(i)]^\oplus$$


3) Sort the  $\mathcal{S}(\delta)$  in increasing order of  $\mathcal{S}(\delta)^+$

4) Generate the  $i^{\text{th}}$  output message  $V_i$  by suppressing the contribution of the  $i^{\text{th}}$  dimension in  $\mathcal{S}(\delta)$  (Decorrelation Unit)

If  $\delta(k) = 0$ , then  $S(d)$  contribute to output  $V_k$  as:

$$S(\delta)|_{\rightarrow k} = (S(\delta)^+, S(\delta)^\oplus \oplus U_k[\delta(k)]^\oplus)$$

# Syndrome based: direct research in the space of dimension $d_c$



$$S(\delta)^+ = \sum_{i=1}^{d_c} U_i[\delta(i)]^+ = 9 \quad S(\delta)^\oplus = \bigoplus_{i=1}^{d_c} U_i[\delta(i)]^\oplus = \alpha^{46}$$

$$S(\delta)|_{\rightarrow 1} = (9, \alpha^{56} + \alpha^{46}) = (9, \alpha^{28})$$



## Method to select $\Delta$

Set decoding condition of min-sum algorithm  
(GF size, Parity check matrix, SNR, nb of iterations).

Perform a Monte-Carlo simulation:

Each time a vector  $\delta$  is used to generate a CN output,  
set +1 to its score.



Sort the vector  $\delta$  in decreasing order of their score.

Set  $\Delta$  as the set of the first  $z$  vectors with higher score.

The choice of  $z = |\Delta|$  is a trade-off performance complexity.

In practice,  $z$  is of the order of  $n_m d_c^2$ .

# Architecture of a syndrome based Check Node



[1] gives a proof of concept of syndrome based check node for  $d_c = 4$ , GF(256) NB-LDPC code.

[1] V. Rybalkin et al. "A new architecture for high speed, low latency NB-LDPC check node processing for GF(256)," IEEE VTC Spring, 2016.



# Outline

What is a NB-LDPC?

What are they advantages over binary codes?

Check Node processing (Extended Min Sum)

**Pre-sorting of input vector**

Conclusion

# Pre-sorting technique and its application to EMS FB implementation

**Pre-sorting:** sort input messages to further favorise ECN simplification...


as a function of the second LLR values, because they mainly determine the reliability of the first symbol

Blue values not considered in CN processing as they will not contribute to output messages

➡ Hardware simplification


New blocks in architecture:

- 2 switches
- 1 sorter



# Forward-Backward CN with simplified ECNs

- S-Bubble architecture for  $d_c = 12$




Points represent the potential selected values in each ECN

➡ Simplification thanks to the **pre-sorting technique** ...




# How pre-sorting can simplify the architecture ?



**Without pre-sorting**

S-Bubble architecture  
(4 FIFOs + control)





Example of ECN simplification

1 XOR architecture

**With pre-sorting**



# How pre-sorting can simplify the architecture ?



**Without pre-sorting**

~ 4100 slices  
FPGA Xilinx Virtex 6


$GF(64), n_m = 20$

**With pre-sorting**

~ 1900 slices  
FPGA Xilinx Virtex 6

# Pre-sorting with Syndrome based CN

NB-LDPC decoder, Nb=576, GF=64, 10 it, BPSK, AWGN, R=5/6, SNR= 4 dB



With pre-sorting, a smaller value of  $z$  is required to have an almost perfect CN processing => hardware saving

Sorted curve (red) is almost independant of the degree  $d_c$   
=> Path to a flexible NB-LDPC decoder.



# Outline

What is a NB-LDPC?

What are they advantages over binary codes?

Check Node processing (Extended Min Sum)

Pre-sorting of input vector

Conclusion



# Conclusion on NB-LDPC code

- ❑ Coded modulation over perform BICM modulation.
- ❑ Reduced-complexity Check Node implementation of NB-LDPC decoders based on the Extended Min-Sum
- ❑ Application of the **pre-sorting** technique to process the check node reduces the complexity gap between binary and Non-Binary decoder.
- ❑ **Future work:** global decoder implementation (on doing work)
- ❑ Visit “NB-LDPC codes” webpage: [http://www-labsticc.univ-ubs.fr/nb\\_ldpc/](http://www-labsticc.univ-ubs.fr/nb_ldpc/)

(Source code available under request)


# NB-LDPC web page

- Web page: [http://www-labsticc.univ-ubs.fr/nb\\_ldpc/](http://www-labsticc.univ-ubs.fr/nb_ldpc/)


The screenshot shows a web browser window displaying the NB-LDPC home page. The page features a navigation menu with links for Home, Downloads, Matrices, Capacity, Publications, Forum, Links, and Contact. Below the menu is a large diagram titled "Non-Binary LDPC" with a colorful background image. The diagram is a mind map centered on "NB-LDPC decoder". It branches into several categories: Performance (Area, Flexibility, Throughput, Consumption), Scheduling (Latency, FER(SNR), Flooding, Horizontal, Vertical), Matrix structure (GF size, Layered), and a direct link to the decoder. The text above the diagram explains that it is a mind map of a Non-Binary LDPC decoder conception, helping to visualize the design space and constraints.

This diagram is a mind map of a Non-Binary LDPC decoder conception. It helps to visualize design space and constraint associated to the design of an efficient LDPC decoder.

```
graph TD; Area[Area] --> Performance; Flexibility[Flexibility] --> Performance; Throughput[Throughput] --> Performance; Consumption[Consumption] --> Performance; Performance --> Decoder((NB-LDPC decoder)); Latency[Latency] --> Scheduling; FER[FER(SNR)] --> Scheduling; Flooding[Flooding] --> Scheduling; Horizontal[Horizontal] --> Scheduling; Vertical[Vertical] --> Scheduling; Scheduling --> Decoder; GF[GF size] --> Matrix[Matrix structure]; Layered[Layered] --> Matrix; Matrix --> Decoder;
```




# Thank you. Questions ?



Contact: Prof. Emmanuel Boutillon  
Email: [emmanuel.boutillon@univ-ubs.fr](mailto:emmanuel.boutillon@univ-ubs.fr)

**Lorient, France**






# Application to serial architecture: implementation and simulation results

**S-FB:** S-bubble architecture

**P-FB:** with pre-sorting, simplified architecture

FB-CN		Nb. of occupied slices				Gain(%)
$d_c$	Case	Sorter	Switch	CN	Total	
6	S-FB	0	0	1,617	1,617	5 %
	P-FB	50	93	1,268	1,532	
8	S-FB	0	0	2,481	2,481	17 %
	P-FB	77	142	1,701	2,061	
12	S-FB	0	0	4,666	4,666	43 %
	P-FB	160	283	1,858	2,653	
20	S-FB	0	0	6,519	6,519	54 %
	P-FB	386	495	1,232	2,955	

- Additional sorter and switch blocks in P-FB architecture
- Significant area reduction at the CN level in P-FB architecture
- Global area gain, especially for high  $d_c$  orders
- No performance loss



Simulation results GF-(64)-LDPC  
 $N=576$  bits,  $d_v = 2$ ,  $d_c = 12$ ,  $R = 5/6$

# Extended Min-Sum (EMS) Check Node (CN) processing

The reliability of the first value is strongly determined by the second LLR value  $U[1]$  :


$$P(U[0]^{\oplus}) \leq \frac{1}{1 + e^{-U[1]}}$$

$$P(U[i]^{\oplus}) \leq \frac{e^{-U[i]}}{1 + e^{-U[1]}}$$

$$0,7416 \leq 0,8791 \leq 0,9526$$

$$\text{LLR}(x) = -\log \frac{P(x)}{P(\bar{x})}$$

□ EMS: only the  $n_m$  most reliable couples



LLR value	GF(8) symbol
$U[0] = 0$	$\alpha_7$
$U[1] = 3$	$\alpha_6$
$U[2] = 3$	$\alpha_4$
$U[3] = 4$	$\alpha_2$

$n_m = 4$ , sorted in increasing order of LLR values